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Abstract
In this paper, we propose the novel concept of proba-
bilistic design for multimedia systems and a methodology to
quickly explore such design space at an early design stage.
The probabilistic design is motivated by the challenge of
how to design, but not over-design, multimedia embedded
systems while systematically incorporating such applica-
tion’s performance requirements, uncertainties in execution
time, and tolerance for reasonable execution failures. Our
goal is to bridge the gap between real-time analysis and
embedded software implementation for rapid and economic
(multimedia) system prototyping. Our method takes ad-
vantage of multimedia system’s unique features mentioned
above to relax the rigid hardware requirements for soft-
ware implementation and eventually avoid over-designing
the system.
1. Introduction
Real-time multimedia embedded systems including
battery-operated PDAs etc., have become more and more
popular in our life. These systems require the processing
of signal, image, and video data streams in a timely fash-
ion to the end user’s satisfaction. Such applications are
often characterized by the repetitive processing on periodi-
cally arriving inputs, such as voice samples or video frames,
and the tolerance to occasional deadline (determined by the
throughput requirement of the input data streams) misses
without being noticed by human visual and auditory sys-
tems. For example, in packet audio applications, loss rates
between 1% - 10% can be tolerated [2]. Furthermore, in
many multimedia DSP applications, although the execution
time of a task can vary dramatically due to a number of
factors such as cache miss(es) or conditional branches, it is
possible to obtain the execution time distribution for each
task by knowing (e.g., by sampling technique) detailed tim-
ing information about the system or by profiling the target
hardware [15].
Prior design space exploration methods for hardware-
software codesign of embedded systems, e.g., [4, 6, 12],
guarantee no deadline missing by considering worst case
execution time (WCET) of each task. As the multimedia
systems can tolerate some violations of timing constraints,
these methods will often lead to over-designed systems that
deliver higher performance than necessary at the cost of ex-
pensive hardware, higher energy consumption, and other
system resources.
There are plenty of studies on the estimation of soft real-
time system’s probabilistic performance when the applica-
tion’s computation time can be varied [7, 11, 15]. However,
their goals are to improve system’s performance or to pro-
vide probabilistic performance guarantees. Our recent work
discusses offline and on-line scheduling strategies to reduce
system’s energy consumption by taking advantage of mul-
timedia application’s tolerance to deadline misses [8]. To
the best of our knowledge, there is no reported effort on
systematically incorporating application’s performance re-
quirements, uncertainties in execution time, and tolerance
for reasonable execution failures to guide rapid and eco-
nomic prototyping of real-time embedded systems.
In this paper, we study the problem of how to integrate
such tolerance to deadline misses into the design of mul-
timedia systems. We propose the novel concept of proba-
bilistic design for multimedia systems and a methodology to
quickly explore such design space at an early design stage.
Given the execution time distribution of each task and the
tolerance to deadline misses (measured by the quantitative
completion ratio), we have developed a set of algorithms to
estimate the probabilistic timing performance and to man-
age system resources in such a way that the system achieves
the required completion ratio probabilistically with a re-
duced amount of system resources. This method relaxes the
rigid hardware requirements for software implementation to
meet the WCET and eventually avoids over-designing the
multimedia system. We will use system’s energy consump-
tion, one of the most critical resources for multimedia em-
bedded systems, as an example to demonstrate how our ap-
proach can lead to significant energy-efficient designs.
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The rest of the paper is organized as follows: Section 2
discusses the related work. Section 3 gives the overview
of our probabilistic design space exploration methodology.
Probabilistic timing performance estimation is discussed in
Section 4. Section 5 introduces our system resource man-
agement approaches. Experiment results for our resource
management techniques to reduce the energy consumption
are given in Section 6. Finally, we conclude the paper in
Section 7.
2. Related Work
The most relevant work are on design space exploration
and performance analysis, probabilistic performance esti-
mation and scheduling techniques for low power.
An integrated hardware-software codesign system
should support design space exploration with optimization
[5]. There are several works on performance analysis for
design space exploration based on monoprocessor architec-
ture. In PMOSS [4], the authors present a methodology for
rapid analysis, synthesis and optimization of embedded sys-
tems by providing modularity. Henkel and Ernst [6] have
presented high-level estimation techniques for the hardware
effort and hardware/software communication time. They
claim that the proposed techniques are well suited for fast
design space exploration. In the LYCOS system [12], the
authors use profiling techniques and evaluations of low-
level execution time for hardware, software and communi-
cation to estimate the system performance. For the rapid
prototyping of hardware-software codesigns, Chatha and
Vemuri [3] introduce their performance evaluation tool to
provide fast and accurate performance estimates based on
profiling and scheduling. However, all of the above works
specify deadline as one of the design constraints that has to
be met.
There are several papers on the probabilistic timing
performance estimation for soft real-time systems design
[7, 11, 15]. The general assumption is that each task’s exe-
cution time can be described by a discrete probability den-
sity function that can be obtained by applying path analysis
and system utilization analysis techniques [13]. In [15], the
authors extend the scheduling algorithms and schedulabil-
ity analysis methods developed for periodic tasks in order
to provide probabilistic performance guarantee for semi-
periodic tasks when the total maximum utilization of the
tasks on each processor is larger than one. They describe the
transform-task method that transforms each semi-periodic
task into a periodic task followed by a sporadic task. The
method can provide an absolute guarantee for requests with
shorter computation times and a probabilistic guarantee for
longer requests. In [11], a performance estimation tool that
outputs the exact distribution of the processing delay of
each application is introduced. It can help the designers
develop multimedia networked systems requiring soft real-
time guarantees in a cost efficient manner. Given that the
execution time of each task is a discrete random variable,
Hu et al. [7] propose a state-based probability metric to
evaluate the overall probabilistic timing performance of the
entire task set. Their experimental results show that the pro-
posed metric reflects well the timing behavior of systems
with independent and/or dependent tasks. However, their
evaluation method becomes very time consuming when task
has many different execution time values. Hua et al. [8]
reduce system’s average energy consumption for providing
non-perfect completion ratio guarantees statistically. Some
tasks are intentionally dropped according to their on-line
scheduling algorithm to conserve energy.
Low power consumption is one of the most important de-
sign objectives. There are two power reduction techniques
that can impact system scheduling: dynamic voltage scaling
(DVS), which varies the clock frequency and supply voltage
according to the workload at run-time; and dynamic power
management (DPM), which aims to shut off system parts
that are not currently in use. Excellent surveys on DVS and
DPM can be found in [1] and [10] respectively.
3. Probabilistic Design Methodology Overview
Many design methods have been developed based on
WCET to meet the timing constraints without any dead-
line misses. These methods are pessimistic and are suit-
able for developing systems in a “hard real-time” environ-
ment, where any deadline miss will be catastrophic. How-
ever, there are also many “soft real-time” systems, such as
multimedia systems, which can tolerate occasional dead-
line misses. The above pessimistic design methods can’t
take advantage of this feature and will often lead to over-
designed systems. In order to avoid over-designing systems,
we propose the concept of “probabilistic design” where we
design the system to meet the timing constraints of periodic
applications statistically. That is, the system may not guar-
antee the completion of each execution or iteration, but it
will produce sufficiently many successful completions over
a large amount of iterations to meet the user-specific com-
pletion ratio. Or even better, the probability that any execu-
tion will be completed is not lower than the desired comple-
tion ratio.
Clearly, the proposed “probabilistic design” will be pre-
ferred for many embedded systems such as portable mul-
timedia systems where high portability, low power con-
sumption, and reasonably good performance are equally
important. However, the corresponding “probabilistic de-
sign space” becomes larger than the above mentioned pes-
simistic design space because it includes designs that fail
some iterations while still meet the desired completion ra-
tio requirement statistically. This increases the design com-
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plexity and makes early design space exploration difficult.
The “probabilistic design” will thrive only when designers

































Figure 1. Design flow in the probabilistic de-
sign space.
Figure 1 depicts our probabilistic design space explo-
ration approach for rapid and economic (multimedia) sys-
tem prototyping. We start with the popular dataflow graph
representation of the embedded software, the system’s per-
formance requirements (in terms of timing and completion
ratio constraints), and a pool of target system architectures
to select from. We partition the application into a set of
tasks and use profiling tools to collect detailed execution in-
formation of each task. Next, we estimate the system timing
performance to check whether it is feasible for the current
system configuration to achieve the desired performance.
If not, we change the hardware configuration and/or apply
software optimization techniques and update the software
profiling results that will be used in the next round of sys-
tem timing performance estimation. We mention that any
change on the target hardware configuration and/or soft-
ware optimization may affect the application’s actual exe-
cution information and therefore the software profiling pro-
cess needs to be re-started. This iterative design loop termi-
nates when all the design requirements are met.
Once the completion ratio constraint can be met, we
move on to the phase of offline/on-line resource manage-
ment. This is the key step in the proposed probabilistic
design where we 1) allocate minimum system resources
to each task to make the desired completion ratio proba-
bilistically achievable, and 2) develop real time schedulers
to manage the resources at run time such that the required
completion ratio can be achieved probabilistically. Finally,
we conduct system synthesis, simulation, and evaluation be-
fore prototyping the system.
4. Estimating the Probabilistic Timing Perfor-
mance
In order to determine whether a given system implemen-
tation can meet the desired completion ratio constraint, we
need to estimate the system’s probabilistic timing perfor-
mance. Specifically, we calculate the upper bound of the
completion ratio that the system can achieve to help us in
exploring the probabilistic design space.
We consider the task graph G = (V, E) for a given
application. Each vertex in the graph represents one task
computation and directed edges represent the data depen-
dencies between vertices. We adopt the assumption that the
execution time of each vertex can be described by a dis-
crete probability density function [7, 15]. Specifically, for
each vertex vi, we associate with a finite set of possible
execution time {ti1, ti2, · · · , tiki} (under a reference sys-
tem configuration) and the set of probabilities {pi1, pi2, · · · ,
piki |
∑ki
l=1 pil = 1} that such execution time will occur at
run-time. That is, with probability pij , vertex vi requires
an execution time of tij . Such statistics on task’s execution
time can be obtained by profiling tools.
The completion time of the task graph G (or equiva-
lently the given application) under a fixed execution order
< v1v2 · · · vn >, is the sum of each vertex’s run-time exe-
cution time ei: C(< v1v2 · · · vn >) =
∑n
i=1 ei. The dead-
line constraint M specifies the maximum time allowed to
complete the application. The application (or its task graph)
will be executed periodically with its deadline M as the pe-
riod. We say that an iteration is successfully completed if
C(< v1v2 · · · vn >) ≤ M. The performance requirement
is measured by a real-valued completion ratio Q0 ∈ [0, 1],
which is the minimum ratio of completions that the system
has to maintain over a sufficiently large number of itera-
tions. Let k be the number of successfully completed iter-
ations over a total of N >> 1 iterations, the actual com-
pletion ratio can be denoted by Q = kN . We say that the
completion ratio constraint is achievable if Q ≥ Q0.
For a given system configuration, let t′ij be the time to
execute task vi that requires an execution time tij under the
reference configuration, we have a completion if the com-





M. The probability that this occurs is ∏ni=1 pij . Therefore,
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where the sum is taken over the execution time combina-
tions that meet the deadline constraint M and the product
computes the probability each such combination happens.
This is similar to the state-based feasibility probability
defined in [7]. Qmax helps us to quickly explore the prob-
abilistic design space. Specifically, if Qmax < Q0, which
means that the completion ratio requirement is not achiev-
able under current system, we can make the early and cor-
rect decision to reconfigure the hardware or optimize the
software implementation rather than further investigating
the current system configuration.
The drawback of this estimation is that Equation (1) is
computational expensive particularly when there are many
tasks and each task has multiple execution times. For ex-
ample, a task graph with 50 vertices and each vertex has
only the best, average, and worst case execution time yields
350 different execution time combinations! Due to the im-
portance of determining whether the required Q0 is achiev-
able in designing fast probabilistic design space exploration
techniques, we have developed the following heuristic.
Assuming that the task’s execution times are ordered
such that ti1 < ti2 < · · · < tiki , we define the prefix sum





which measures the probability that the computation at ver-
tex vi is not longer than til. If we allocate time tili to task vi
and drop the iteration if its actual execution time is longer,










We use greedy approach to estimate whether comple-
tion ratio Q0 can be achieved within deadline M. First,
we assign each vertex its WCET. This yields Q = 1 but
the completion time
∑n
i=1 tiki will most likely exceeds the
deadline constraint. From Equation (3), if we cut the time
slot of vertex vi from tili to ti(li−1), the completion ra-




tively cut the time slot of vertex vj that yields the largest
(tjlj − tj(lj−1)) ·
Pj(lj−1)
Pjlj
as long as it gives a completion
ratio larger than Q0. This greedy selection approach frees
more assigned time slot at the minimum level of completion
ratio reduction. When we cannot reduce the completion ra-
tio any further and the total assigned time
∑n
i=1 tiki is still
larger than the deadline M, our heuristic concludes that the
completion ratio cannot be guaranteed even though Qmax
may still be larger than Q0.
5. Managing System Resource under Proba-
bilistic Performance Constraint
When Qmax ≥ Q0, it becomes theoretically possible
to deliver the probabilistic performance guarantee (in terms
of completion ratio) with the current system configuration.
The resource management phase in our design space ex-
ploration aims to reduce the design cost. It includes: 1)
determining the minimum system resource required to pro-
vide the probabilistic performance guarantees; and 2) de-
veloping on-line scheduling algorithms to guide the system
to achieve such guarantees at run time with the determined
minimum resource.
As energy consumption has emerged as one of the most
important concerns in the design of embedded systems par-
ticularly for the battery-operated portable systems, we con-
sider in this section energy as the resource to manage and
summarize our newly developed offline/on-line energy re-
duction techniques with completion ratio guarantees. We
achieve the energy saving by the dynamic voltage scaling
method on multiple supply voltage and multiple threshold
voltage system, which has been identified by the Interna-
tional Technology Roadmap for Semiconductors (ITRS) as
the trend of future systems [18]. Specifically, we consider
the following problem:
For a given task graph, its deadline, its comple-
tion ratio constraint and the task execution time
distribution, find a scheduling strategy for a mul-
tiple voltage system such that the resource (e.g.,
energy) consumed to satisfy the completion ratio
constraint is minimized.
The scheduling strategy consists of determining the execu-
tion order of vertices in the given task graph and selecting
the supply voltage for the execution of each vertex.
5.1. Dynamic Voltage Scaling Systems
Dynamic power, which is the dominant source of
power dissipation in CMOS circuit, is proportional to
αCLv
2
ddfclock, where αCL is the effective switched capac-
itance. Reducing the supply voltage can result in substan-
tial power and energy saving. Roughly speaking, system’s
power dissipation is halved if we reduce Vdd by 30% with-
out changing any other system parameters. However, this
saving comes at the cost of reduced throughput, slower sys-
tem clock frequency, or higher gate delay. The gate delay is
proportional to vdd(vdd−vth)β where vth is the threshold volt-
age and β ∈ (1.0, 2.0] is a technology dependent constant.
Dynamic voltage scaling is a technique that varies system’s
operating voltage and clock frequency based on the compu-
tation load to provide desired performance with the mini-
mum energy consumption. It has been demonstrated as one
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of the most effective low power system design techniques
and has been supported by many modern microprocessors.
Examples include Transmeta’s Crusoe, AMD’s K-6, Intel’s
XScale and Pentium III and IV, and some DSPs developed
in Bell Labs.
The latest ITRS predicts that “power dissipation for high
performance microprocessor will exceed the package lim-
its by 25X in 15 years” and as a result, future systems will
feature “multiple Vdd and multiple Vt being used on a sin-
gle chip to reduce power while maintaining performance”.
Low power design is of particular interest for the soft real-
time multimedia systems and we assume that our system
has multiple voltages available on the chip such that the
system can switch from one level to another at run time.
To consider the energy and delay overhead associated with
multiple-voltage systems, note that we use no more than
two different voltages during the execution of each vertex
[9], we can easily compare the energy saving from multiple
voltages and the energy/delay overhead it introduced to de-
cide whether multiple voltage should be used on this vertex.
Therefore, we assume that voltage scaling occurs simulta-
neously without any energy and delay overhead.
5.2. Energy Reduction Techniques with Completion
Ratio Guarantees
In order to reduce the energy consumption, we need to
take advantage of the information we have obtained such as
the execution time distribution of each task, the deadline M
and the completion ratio constraint Q0. In this section, we
first introduce a naı̈ve approach and an on-line best-effort
energy minimization approach, both of which can achieve
the maximum completion ratio Qmax. We then give a sum-
mary of our newly developed offline and on-line scheduling
policies that reduce the system energy consumption while
satisfying the required completion ratio constraint.
Consider the scenario that the system keeps on execut-
ing tasks with the highest speed. An iteration is either com-
pleted or failed at the deadlineM. For any iteration with ex-
ecution time combination that contributes to Qmax in Equa-
tion (1), we will have a completion. Clearly, the maximum
completion ratio Qmax is reached and we refer this strat-
egy as the naı̈ve best-effort approach. It meets the required
Q0(≤ Qmax) and the system’s energy consumption under
such scheduler provides us a guideline in evaluating other
energy-efficient approaches.
With the flexibility of switching voltages at run time, the
system can maintain the same completion ratio at reduced
energy consumption. Specifically, we can define task vi’s
latest completion time Tli and earliest completion time Tei
recursively based on its best and worst case execution times.
Let tij be the execution time of vertex vi, we have devel-
oped an on-line best-effort energy-minimization (BEEM)
scheduling algorithm that makes decision at time t as fol-
lows:
• if t + tij > Tli , terminate the current iteration;
• if t + tij < Tei , scale voltage so vi is complete at
time Tei ;
• else execute vi at the reference voltage to its comple-
tion at time t + tij .
One can prove that
Theorem 2 [8]. BEEM guarantees the highest completion
ratio Qmax with the minimum energy consumption.
Note that the best-effort approaches achieve Qmax, the
best possible completion ratio. When the required com-
pletion ratio Q0 is lower, carefully designed scheduling
method can further reduce energy consumption. For exam-
ple, by taking advantage of the information on the task’s
execution time that we obtained earlier from software pro-
filing tools.
/* I: determine if Q0 is met within M. */
find a topological order of the vertices;
for each vertex vi
tili = tiki , li = ki; /* Assign WCET to each vertex */
Q = 1;
while (Q > Q0)




· Pj(lj−1) among all of vertices;
update Q by Q = Q · Pj(lj−1)
Pjlj
;
if (Q > Q0)
update tjlj by tjlj−1 and lj by lj − 1;
}
calculate the completion time C based on tili ;
if (C > M)
Q0 is not met, exit.
/* II: set the time pair for each vertex to reduce energy. */
ScaleFactor(vi) = MC ;
for each vertex vi
Tsi = tili ;
Tei = Tsi · ScaleFactor (vi);
/* III: On-line voltage scaling for energy reduction. */
current time t = 0;
for each vertex vi (i = 1, 2, · · · , n)
tij = the execution time of vi in the jth iteration;
if (tij > Tsi)
terminate the current iteration;
else
scale voltage so vi is completed at t = t + Tei;
Figure 2. The offline/on-line minimum-effort
(O2ME) algorithm for energy reduction with
completion ratio guarantees.
Figure 2 depicts the proposed offline/on-line minimum-
effort (O2ME) algorithm. It consists of an offline execution
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n M Q0 Enaı̈ve EBEEM EO2ME saving over Enaı̈ve saving over EBEEM Q
FFT1 28 3800 0.900 855.79 487.46 348.57 59.27% 28.49% 0.9075
FFT2 28 2400 0.900 540.50 239.84 198.25 63.32% 17.34% 0.9075
Laplace 16 7200 0.900 1615.7 635.50 540.40 66.55% 14.97% 0.9127
qmf4 14 800 0.900 180.92 66.49 61.68 65.91% 7.23% 0.9088
karp10 21 2970 0.900 669.57 341.16 258.72 61.36% 24.17% 0.9049
meas 12 1415 0.900 318.02 117.99 102.05 67.91% 13.51% 0.9132
sum1 15 435 0.900 98.31 52.25 35.87 63.51% 31.35% 0.9026
almu 17 360 0.900 80.60 31.16 26.88 66.65% 13.74% 0.9047
DSC-7-7 7 65 0.900 15.05 7.01 5.04 66.51% 28.10% 0.9162
DSC-7-8 7 65 0.900 15.05 6.35 4.91 67.38% 22.68% 0.9162
Table 1. O2ME approach’s energy efficiency over the two best-effort approaches. Energy is the
average energy consumption per iteration and measured in the unit of the system’s energy dissipation
in one CPU unit at the reference voltage. Q0 = 0.900 is the required completion ratio andQ is the actual
completion ratio achieved by O2ME. Both naı̈ve and BEEM approaches achieve exactly Q0 = 0.900 by
stopping the process when it is reached. n is the number of vertices in each task graph and M is
the deadline.
time allocation phase and an on-line voltage scaling phase.
The goal of the offline part is to assign pair (Tsi, Tei) to each
vertex vi to guide the on-line voltage scaling. The system
allocates time Tei for the execution of vertex vi and will
use this entire slot (by scaling down voltage and speed) to
execute vi only if its execution time is less than Tsi(≤ Tei).
O2ME trades completions for energy saving by terminat-
ing an iteration once it encounters a vertex vi that has ex-
ecution time longer than its pre-determined value Tsi. The
selection of Tsi’s guarantees that the desired completion ra-
tio will be met probabilistically. Stretching vi’s execution
time to Tei reduces the energy consumption to complete
task vi by voltage scaling. The early termination provides
energy saving from not attempting to achieve completion
ratio higher than the required Q0. Because of this unique
characteristic, the approach is referred as minimum-effort
algorithm.
Determining the pairs (Tsi, Tei) in the offline part is a
challenging problem. First, we want to have Tsi short to
have more early terminations for energy reduction. How-
ever, we need to make sure that the corresponding comple-
tion ratio (given in Equation (3)) is not lower than Q0. Sec-
ond, once Tsi is determined, we want to assign vi longer
execution slot Tei for voltage scaling. But the sum of Tei’s
cannot exceed the deadline M. Finally, Tei ≥ Tsi must be
satisfied to ensure that vi is completable, once the on-line
scheduler decides to execute it, within its assigned slot Tei.
O2ME uses the greedy heuristic, which we discussed for
probabilistic performance estimation, to solve this problem
as shown in steps I and II in Figure 2. In the next section
we validate that O2ME provides a statistical guarantee to
the completion ratio requirement with reduced energy con-
sumption over the best-effort approaches.
6. Experimental Results
The proposed probabilistic design method relaxes the
rigid hardware requirements (to meet the WCET scenario)
for software implementation and eventually avoids over-
designing the system. It is a promising innovation beyond
conventional design methods based on WCET when per-
fect completion ratio is not vital, in which case we can ef-
fectively trade the performance for other more important
system resources such energy consumption. We are cur-
rently working on prototyping multimedia systems to in-
vestigate how the probabilistic timing performance require-
ment can help us in more economic designs. In this sec-
tion, we report our preliminary results on the validation
of the proposed offline/on-line minimum-effort algorithm’s
energy efficiency under the probabilistic completion ratio
constraint.
6.1 Experiment Setup
Our experiments are on a variety of benchmark task
graphs extracted from real-life DSP applications [14, 16,
17]. They include two different implementations of the
Fast Fourier Transform (FFT1 and FFT2); Laplace trans-
form (Laplace); a quadrature mirror filter bank (qmf4); the
Karplus-Strong music synthesis algorithm with 10 voices
(karp10); a measurement application (meas); an upside
down binary tree representing the sum of products compu-
tation (sum1); and other task graphs reported in early liter-
atures.
For each benchmark task graph, we assign each vertex
three possible execution time e0 < e1 < e2 with probabil-
ities p0 >> p1 > p2, respectively. e0 is the BCET that
occurs frequently in most DSP applications. The deadline
M varies from the sum of BCET to the sum of WCET. We
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implement our O2ME algorithm to achieve a completion ra-
tio Q0 from 0.4 to 1.0. We consider a processor with four
different voltages ranging from 1.2V to 3.3V and simulate
100,000 iterations for each setting (deadlineM, completion
ratio Q0, and voltage levels).
To compare the energy efficiency of O2ME, we also im-
plement both the naı̈ve and BEEM approaches. Since the
latter two achieve Qmax which may be higher than the re-
quired completion ratio Q0, to get a fair comparison, we
force them to reach Q0 exactly in the following way. We
group 100 consecutive iterations and stop the execution
once 100 ·Q0 iterations are completed in the same group.
This makes the 100000 ·Q0 completions relatively evenly
distributed through the entire 100,000 iterations.
6.2 Results and Discussion
We now report a few representative sets of results for the
following setup: Q0 = 0.900 (if not specified otherwise),
M equals to five times of the sum of each task’s BCET
(if not specified otherwise), and the four voltages are 3.3V,
2.6V, 1.9V, and 1.2V. The first is on O2ME algorithm’s
energy efficiency over the naı̈ve best-effort approach and
BEEM algorithm. The other two are on the impact of dif-
ferent completion ratio requirement and deadline to energy
consumption of the proposed methods.
Table 1 reports the average energy consumption per iter-
ation by the three different approaches. The second column
gives the number of vertices in each benchmark [14, 16, 17].
The next two columns list the deadline M and comple-
tion ratio requirement Q0. Enaı̈ve and EBEEM columns
show the average energy consumption per iteration (total
energy consumption over the 100,000 iterations) when the
exact Q0 is enforced as we have discussed earlier. The next
three columns are on O2ME algorithm’s energy efficiency
and the last column reports the actual completion ratio Q
it achieves. From the table we see that O2ME algorithm
consistently save significant portion of energy (an average
of 64.84%) over the naı̈ve approach. It also outperforms the
BEEM algorithm, the provably most energy efficient best-
effort approach. In the latter case, we observe an average
20.16% energy reduction with a relatively large variance.
This is because BEEM algorithm reduces energy to the min-
imum level to provide the same completion ratio achieved
by the naı̈ve approach. The energy efficiency of BEEM de-
pends on the characteristics of the application such as the
execution time distribution and the deadline constraint. Al-
though O2ME does not provide any absolute guarantee on
completion ratio, we see from the last column that the re-
quired 0.900 completion ratio is met in all the cases.
Figure 3 reveals how completion ratio requirement Q0
may impact the energy consumption for the proposed tech-
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Figure 3. Different completion ratio require-
ment Q0’s impact to the average energy con-
sumption per iteration on the karp10 bench-
mark.
nique we use, the system’s total energy consumption over
the 100,000 iterations consists of two parts: the energy on
completed iterations which is useful and the part on even-
tually failed iterations which is wasted. For both best-effort
approaches, the counting mechanism is used to count the
number of completions hence to shut down the system once
the requiredQ0 is met. This avoids “wasting” energy on un-
necessary executions. As we can see from the figure, their
energy consumption decreases linearly with Q0. On the
other hand, the proposed O2ME does not have such count-
ing mechanism and we do not expect its energy consump-
tion decreases linearly. Small Q0 implies that we can termi-
nate more iterations at an early time (because Tsi becomes
smaller) and we can allocate longer time slot Tei to save en-
ergy on processing each task (see Figure 2). As a result, we
find that the completion ratio Q0 has less dramatic impact
on O2ME’s energy consumption. Interestly, we also find
that O2ME’s energy efficiency over BEEM also decreases
as Q0 is reduced. This is because that O2ME always ex-
ecutes early tasks until it finds a task with execution time
longer than Tsi to terminate the iteration, while BEEM will
not consume anything once the small Q0 is reached.
Finally, we discuss deadline’s impact to energy con-
sumption for the proposed techniques. The naı̈ve approach
operates at the highest voltage and shuts down when the
required Q0 is met. Therefore, its energy consumption re-
mains constant regardless of the deadline constraint. The
pair (Tli , Tei) for each vertex in the BEEM algorithm is di-
rectly related to the deadline M. In fact, the last vertex
has both Tli and Tei set to M. The pair for other vertices
are defined recursively from this. When M increases, Tei
becomes larger and the system can slow down to save en-
ergy without dropping the task. Therefore, BEEM’s energy
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Figure 4. Different deadline requirement’s im-
pact to the average energy consumption per
iteration on benchmark karp10.
consumption highly depends on the deadline. Similar to the
above analysis of completion ratio’s impact to O2ME’s en-
ergy consumption, we see that deadline also has a positive
impact to O2ME, but not as dramatic as it does to BEEM
(see Figure 4).
7. Conclusions
This paper presents the novel concept of probabilistic de-
sign for multimedia systems and a methodology to fast ex-
plore such design space at the early design stage in order
to achieve rapid and economic (multimedia) system pro-
totyping. By taking advantage of multimedia DSP appli-
cation’s unique features, namely application’s performance
requirements, uncertainties in execution time, and tolerance
for reasonable execution failures, our method systemati-
cally relaxes the rigid hardware requirements for software
implementation and eventually avoids over-designing the
system. As an example, we show how to design multime-
dia systems with reduced resource (energy consumption in
our case) while providing the desired performance (comple-
tion ratio) probabilistically. Experimental results show that
our proposed method achieves better designs with signifi-
cant energy (resource) savings. Our ongoing work includes
applying the proposed probabilistic design method to build
prototype multimedia systems, measuring the overall en-
ergy consumption, and evaluating the systems performance
at user level.
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